

SREE VIDYANIKETHAN ENGINEERING COLLEGE (Autonomous)

Sree Sainath Nagar, Tirupati- 517 102

(Affiliated to Jawaharlal Nehru Technological University Anantapur, Ananthapuramu)

M.Tech I Semester (SVEC-10) Supplementary Examinations October, 2015

EXAMINATION SCHEDULE

Date: 22.08.2015

Time: 10.00 AM To 01.00PM

	For 2011,2012 & 2013 Admitted Batches only							
DATE /DAY	Bio-Technology (BOT)	Computer Science (CS)	Electrical Power Systems (EPS)	Software Engineering(SE)	Digital Electronics and Communication Systems (DECS)	VLSI	Communication Systems (CMS)	Computer networks & information security(CN&IS)
13.10.2015 TUESDAY	General Microbiology and Biochemistry 10MT10301	Computer Architecture 10MT10501	Advanced Control Systems 10MT10701	Advanced Data Structures and Algorithms 10MT12501	Advanced Digital Signal Processing 10MT13801	Analog IC Design 10MT15701	Advanced Mathematics for Communication Systems 10MT16101	Software Security Engineering 10MT22504
15.10.2015 THURSDAY	Molecular biology 10MT10302	Discrete Structures and Automata Theory 10MT10502	EHVAC Transmission 10MT10702	Advanced Software Engineering 10MT12502	Digital Communication Techniques 10MT13802	Digital Design Modeling and Synthesis with HDLs 10MT15702	Modern Digital Communication Techniques 10MT16102	Data warehousing and Data Mining 10MT20502
27.10.2015 TUESDAY	Microbial Engineering 10MT10303	Data Structures and Algorithms 10MT10503	Microprocessors & Microcontrollers 10MT10703	Middleware Technologies 10MT12503	Digital System Design 10MT13803	Digital IC Design 10MT15703	Detection and Estimation of Signals 10MT23803	Data Structures and Algorithms 10MT10503
29.10.2015 THURSDAY	Immunology 10MT10304	Software Engineering 10MT10504	Power System Control & Stability 10MT10704	Software Metrics 10MT12504	Embedded Systems 10MT13804	Hardware Software Co-Design 10MT15704	Computer Communication Networks 10MT16104	TCP/IP Protocols 10MT16301
31.10.2015 SATURDAY	Process Engineering Principles 10MT10305	Database Management Systems 10MT10505	Reactive Power compensation & Management 10MT10705	Software Requirements and Estimation 10MT12505	Microcomputer System Design 10MT13805	VLSI Technology 10MT15705	Information and Coding techniques 10MT16105	Database Security and Privacy 10MT16302
03.11.2015 TUESDAY	Analytical Techniques in Biotechnology 10MT10306	Software Testing Methodologies 10MT10509	Neural Networks & Fuzzy systems 10MT10707 Power Quality 10MT10708	Virtualization and Cloud Computing 10MT12508	Low Power VLSI Design 10MT13808 DSP Processors and Architectures 10MT13807	ASIC Design 10MT15706	Radar Signal Processing 10MT16108	Network Management Systems 10MT16303

Copy to: The Director, SVEC.

The HODs, of EEE,ECE,CSE,IT & BOT: with a request to arrange to read over in the respective class rooms and circulate among the staff members and display on Notice Board.

The Examination Section.

The A.O, S.V.E.C. SVEC Canteen.,

Estate Manager, Hostel Notice Boards.

CHIEF CONTROLLER OF EXAMINATIONS