SREE VIDYANIKETHAN ENGINEERING COLLEGE (AUTONOMOUS)

Sree Sainath Nagar, A. Rangampet, Tirupati, Chittoor, Andhra Pradesh

M.Tech I Semester (SVEC-14) Supplementary Examinations, October 2018 <u>TIME - TABLE</u>

Date: 07/09/2018

Time: 02:00 PM TO 05:00 PM

					A		11116 . 02.	00 PM 10 05:00 PM
EXAM DATE & TIME	WEEK DAY	MTECH-CMS	MTECH-CNIS	MTECH-CS	MTECH-DECS	MTECH-EPS	MTECH-SE	MTECH-VLSI
30/10/2018 2:00PM TO 5:00PM	TUESDAY	ADVANCED DIGITAL SIGNAL PROCESSING	ADVANCED COMPUTER NETWORKS	ADVANCED COMPUTER NETWORKS	COMPUTER ARCHITECTURES	POWER SYSTEM SECURITY AND STATE ESTIMATION	SOFTWARE DEVELOPMENT METHODOLOGIES	ANALOG IC DESIGN
		[14MT15706]	[14MT10501]	[14MT10501]	[14MT13801]	[14MT10701]	[14MT12501]	[14MT15701]
01/11/2018 2:00PM TO 5:00PM	THURSDAY	DIGITAL COMMUNICATION TECHNIQUES	INFORMATION SECURITY	ADVANCED DATABASE MANAGEMENT SYSTEMS	DIGITAL COMMUNICATION TECHNIQUES	STATIC AND DIGITAL PROTECTION OF POWER SYSTEM	SOFTWARE PROCESS AND PROJECT MANAGEMENT	COMPUTATIONAL TECHNIQUES IN MICROELECTRONICS
		[14MT13802]	[14MT20507]	[14MT10502]	[14MT13802]	[14MT10702]	[14MT12502]	[14MT15702]
05/11/2018 2:00PM TO 5:00PM	MONDAY	COMPUTER NETWORKS	MOBILE COMPUTING	ADVANCED SOFTWARE ENGINEERING	DIGITAL SYSTEM DESIGN	ADVANCED POWER SYSTEM STABILITY ANALYSIS	SOFTWARE REQUIREMENTS AND ESTIMATION	DEVICE MODELING
		[14MT13805]	[14MT20508]	[14MT10503]	[14MT13803]	[14MT10703]	[14MT12503]	[14MT15703]
08/11/2018 2:00PM TO 5:00PM	THURSDAY	LINEAR ALGEBRA	NETWORK MANAGEMENT	DATA STRUCTURES AND ALGORITHMS	LINEAR ALGEBRA	POWER ELECTRONIC CONVERTERS	DATA STRUCTURES AND ALGORITHMS	DIGITAL IC DESIGN
		[14MT13809]	[14MT16301]	[14MT10504]	[14MT13809]	[14MT10704]	[14MT10504]	[14MT15704]
10/11/2018 2:00PM TO 5:00PM	SATURDAY	OPTICAL COMMUNICATIONS AND NETWORKS	WIRELESS NETWORKS	DISCRETE STRUCTURES AND GRAPH THEORY	MODERN DIGITAL SIGNAL PROCESSING	ADVANCED CONTROL SYSTEMS	WEB TECHNOLOGIES	IC FABRICATION
		[14MT23808]	[14MT16302]	[14MT10505]	[14MT13804]	[14MT10705]	[14MT12504]	[14MT15705]
13/11/2018 2:00PM TO 5:00PM	TUESDAY	SATELLITE COMMUNICATIONS	DATA WAREHOUSING AND DATA MINING	SOFTWARE PROJECT MANAGEMENT	EMBEDDED SYSTEM DESIGN	REACTIVE POWER COMPENSATION AND MANAGEMENT	CLOUD COMPUTING	LOW VOLTAGE ANALOG CIRCUIT DESIGN
		[14MT16102]	[14MT20503]	[14MT10509]	[14MT13807]	[14MT10707]	[14MT12508]	[14MT15708]
15/11/2018 2:00PM TO 5:00PM	THURSDAY	RESEARCH METHODOLOGY	RESEARCH METHODOLOGY	RESEARCH METHODOLOGY	RESEARCH METHODOLOGY	RESEARCH METHODOLOGY	RESEARCH METHODOLOGY	RESEARCH METHODOLOGY
		[14MT10310]	[14MT10310]	[14MT10310]	[14MT10310]	[14MT10310]	[14MT10310]	[14MT10310]

Copy to: 1) The Director, SVEC.

2) The HODs of EEE, ECE, CSE & IT: with a request to arrange to read out in the respective class rooms and circulation among the staff and to display on notice board.

3) The Examination Section.

4) The S.A.O, for information and necessary transport arrangement.

CHIEF CONTROLLER OF EXAMINATIONS