Sree Vidyanikethan Engineering College (Autonomous)

Sree Sainath Nagar, A. Rangampet, Tirupati, Chittoor, Andhra Pradesh

M.Tech II Semester (SVEC-16) Supplementary Examinations, October 2018

TIME - TABLE

Date: 11/09/2018

Time: 02:00 PM TO 05:00 PM

							111119 : Van	00 1 IN 1 0 00.00 1 IN
EXAM DATE & TIME	WEEK DAY	MTECH-CMS	MTECH-CNIS	MTECH-CS	MTECH-DECS	MTECH-EPS	MTECH-SE	MTECH-VLSI
29/10/2018 2:00PM TO 5:00PM	MONDAY	DETECTION AND ESTIMATION OF SIGNALS	INTRUSION DETECTION SYSTEMS	ADVANCED COMPUTER ARCHITECTURE	DETECTION AND ESTIMATION OF SIGNALS	FLEXIBLE AC TRANSMISSION SYSTEM	BIG DATA TECHNOLOGIES	LOW POWER VLSI DESIGN
		[16MT23801]	[16MT26301]	[16MT20501]	[16MT23801]	[16MT20701]	[16MT22501]	[16MT25701]
31/10/2018 2:00PM TO 5:00PM	WEDNESDAY	ADAPTIVE SIGNAL PROCESSING	BIG DATA ANALYTICS	BIG DATA ANALYTICS	EMBEDDED SYSTEM DESIGN	INTELLIGENT SYSTEMS	SERVICE ORIENTED ARCHITECTURE	MIXED SIGNAL DESIGN
		[16MT26101]	[16MT20502]	[16MT20502]	[16MT23802]	[16MT20702]	[16MT22502]	[16MT25702]
02/11/2018 2:00PM TO 5:00PM	FRIDAY	IMAGE & VIDEO PROCESSING	NETWORK PROGRAMMING	OBJECT ORIENTED ANALYSIS AND DESIGN	INFORMATION THEORY AND CODING TECHNIQUES	POWER SYSTEM STABILITY AND CONTROL	SOFTWARE ARCHITECTURE & DESIGN PATTERNS	NANOELECTRONICS
		[16MT13804]	[16MT26302]	[16MT20503]	[16MT23803]	[16MT20703]	[16MT22503]	[16MT25703]
06/11/2018 2:00PM TO 5:00PM	TUESDAY	SMART ANTENNAS	CLOUD COMPUTING	CLOUD COMPUTING	LOW POWER CMOS VLSI DESIGN	RESTRUCTURED POWER SYSTEM	SOFTWARE TESTING TECHNIQUES	PHYSICAL DESIGN AUTOMATION
		[16MT26102]	[16MT12501]	[16MT12501]	[16MT23804]	[16MT20704]	[16MT22504]	[16MT25704]
09/11/2018 2:00PM TO 5:00PM	FRIDAY	WIRELESS COMMUNICATIONS	WIRELESS NETWORKS	WEB TECHNOLOGIES	WIRELESS COMMUNICATIONS	STATIC AND DIGITAL PROTECTION OF POWER SYSTEM	WEB TECHNOLOGIES	TESTING AND TESTABILITY
		[16MT23805]	[16MT26303]	[16MT22505]	[16MT23805]	[16MT20705]	[16MT22505]	[16MT25705]
12/11/2018 2:00PM TO 5:00PM	MONDAY	RADAR SIGNAL PROCESSING [16MT26104]	COMPUTER FORENSICS [16MT26304]	MOBILE COMPUTING [16MT20506]	OPTICAL COMMUNICATIONS AND NETWORKS [16MT23807]	POWER QUALITY [16MT20708]	SOFTWARE PROCESS AND PROJECT MANAGEMENT [16MT22506]	SYSTEM-ON-CHIP DESIGN AND VERIFICATION [16MT25708]

Copy to: 1) The Director, SVEC.

- 2) The HODs of EEE, ECE, CSE & IT: with a request to arrange to read out in the respective class rooms and circulation among the staff and to display on notice board.
- 3) The Examination Section.
- 4) The S.A.O, for information and necessary transport arrangement.

CHIEF CONTROLLER OF EXAMINATIONS