## SREE VIDYANIKETHAN ENGINEERING COLLEGE (AUTONOMOUS)

Sree Sainath Nagar, A. Rangampet, Tirupati, Chittoor, Andhra Pradesh

## M.Tech I Semester (SVEC-16) Regular Examinations, January 2019 TIME - TABLE

Date: 28/11/2018

Time: 02:00 PM TO 05:00 PM

EXAM DATE & TIME	WEEK DAY	MTECH-CS	MTECH-EPS	MTECH-VLSi
21/01/2019 2:00PM TO 5:00PM	MONDAY	ADVANCED COMPUTER NETWORKS	ADVANCED CONTROL SYSTEMS	ANALOG IC DESIGN
		[16MT10501]	[16MT10701]	[16MT15701]
23/01/2019 2:00PM TO 5:00PM	WEDNESDAY	ADVANCED DATABASE MANAGEMENT SYSTEMS	HIGH VOLTAGE ENGINEERING	COMPUTATIONAL METHODS IN MICROELECTRONICS
		[16MT10502]	[16MT10702]	[16MT15702]
25/01/2019 2:00PM TO 5:00PM	FRIDAY	ADVANCED OPERATING SYSTEMS	POWER ELECTRONIC CONVERTERS	DEVICE MODELING
		[16MT10503]	[16MT10703]	[16MT15703]
29/01/2019 2:00PM TO 5:00PM	TUESDAY	DATA WAREHOUSING AND DATA MINING	POWER SYSTEM SECURITY AND STATE ESTIMATION	DIGITAL IC DESIGN
		[16MT10504]	[16MT10704]	[16MT15704]
31/01/2019 2:00PM TO 5:00PM	THURSDAY	DATA STRUCTURES AND ALGORITHMS	REACTIVE POWER COMPENSATION AND MANAGEMENT	IC FABRICATION
		[16MT12502]	[16MT10705]	[16MT15705]
04/02/2019 2:00PM TO 5:00PM	MONDAY	SOFTWARE TESTING TECHNIQUES	MICROCONTROLLERS AND APPLICATIONS	FPGA ARCHITECTURES AND APPLICATIONS
		[16MT22504]	[16MT10707]	[16MT15707]

CHIEF CONTROLLER OF EXAMINATIONS

Copy to: 1) The Director, SVEC.

- 2) The HODs of EEE, ECE & CSE: with a request to arrange to read out in the respective class rooms and circulation among the staff and to display on notice board.
- 3) The Examination Section.
- 4) The S.A.O, for information and necessary transport arrangement.